Abstract: This paper presents a 10-m active optical cable (AOC) utilizing a graded-index plastic optical fiber (POF) for HDMI applications, where 4-channel 10-Gb/s/ch transceiver chipsets were implemented in 0.13-μm CMOS process and integrated upon a FR4 PC-board within pluggable connectors. Passive optical alignment comprising optical devices, optical subassembly, and POF was precisely located within the tolerance range of +/−10 μm, leading to successful mass-production. The transmitter (Tx) includes a VCSEL driver exploiting equalization and feedforward pre-emphasis to support 10-Gb/s data modulation. Also, a novel input data detector is proposed to turn ON/OFF VCSEL diodes automatically for longer sustainability and lower power consumption. The receiver (Rx) employs a doublegain feedforward transimpedance amplifier followed by a selectable two-stage equalizer to choose either 6-Gb/s or 10-Gb/s operations, depending upon the specified HDMI applications. Also, a simple dc offset current cancellation and a novel monitor circuit are proposed for stable biasing and to keep tracking the average photocurrent of each photodiode. Measured results of Tx demonstrate 5.6-mA bias currents and 6.0-mA PP modulation currents, consuming 21.25 mA in maximum, whereas Rx provides 56.7-dB transimpedance gain, 6-GHz bandwidth, and −10.4-dBm optical sensitivity for 10 −12 BER with 21.2 mA current consumption. The 10-meter POF AOC demonstrates wide and clean eye-diagrams up to 10 Gb/s, successfully showing 8-Mpixel 60-fps video data stream.
Introduction
Short-reach optical links have been proliferated for the past decades due to a number of advantages including wide bandwidth, low attenuation, negligible crosstalk, and etc. Particularly for the applications of high-performance networking and computing systems that require high-speed high-density interconnections, conventional electrical data links show limited bandwidth and hence the overall system cannot avoid considerable transmission losses even at short distance with the increase of operation speeds. Replacing electrical interconnections with optical data links can become a prevailing solution to satisfy the extreme bandwidth demand for high-performance networking and computer systems [1] - [4] . As an example, board-scale parallel optical interconnects can provide potentially terabit-per-second data bus [3] . Also, parallel optical links operate at multi gigabit-persecond per channel for mega-clouding systems, reaching 10-to-100 meter distance [4] . Recently, active optical cables(AOC) specified by HDMI 2.0 for true 4K video at 60-Hz resolution have been realized for the distance of 5-to-10 meters, in which pluggable connectors were equipped at both ends of the cable and 4-channel CMOS transceiver chipsets were integrated on a PC-board to transmit/receive optical signals via low-cost plastic optical fibers(POF) [5] . It is well known that POF provides a number of benefits over costly glass optical fiber such as low cost, light weight, resilience to bending(or flexibility), easy handling, simple testing, etc [6] .
This paper presents the successful realization of a 10-meter AOC utilizing graded-index POF(with −60-dB/km attenuation) and 4-channel optical CMOS transceiver chipsets that operates up to 10-Gb/s per channel to support real-time transmission of high-resolution data(HDMI 2.1 for true 8 Mpixel/60 fps display) without data encoding or compression. In particular, the optical devices, the optical sub-assembly, and the POF was precisely aligned within the tolerance range of +/−10 μm. The transmitter(Tx) consists of 4-channel vertical cavity surface emitting laser(VCSEL) diodes and a 4-channel VCSEL driver array, whereas the receiver(Rx) comprises 4-channel photodiodes and a 4-channel transimpedance amplifier(TIA) array, as shown in Fig. 1 . Generally, the large parasitic capacitance of a VCSEL diode limits the switching speed of Tx. Therefore, we have exploited various circuit techniques to alleviate this issue, such as an equalizer for high-frequency boosting, a Cherry-Hooper amplifier for gain boosting, and a feedforward pre-emphasis circuit to ensure stable operations at high-speed. Besides, a novel input data detection scheme is proposed to turn on and off each VCSEL diode automatically, depending upon the input signal transitions. Thereby, it helps to avoid superfluous current consumption by turning off VCSEL diodes during its idle time. In Rx, a novel double-gain feedforward TIA is exploited, which results in high gain to lower minimum detectable signals, wide bandwidth to recover narrow pulses of high-speed signals, and low noise current spectral density to ensure the detection of weak signals even with low power consumption [7] . Also, a simple DC offset current cancellation is proposed to provide stable biasing at the input node in the 4-channel array. In addition, the TIA employs a novel monitor circuit to detect the average input currents of a 4-channel photodiode array. The output of the monitor circuit is connected to all the cathodes of the 4-channel photodiodes, so that it can check if each photodiode emits appropriate photocurrents to the 4-channel TIA array chip.
Section 2 describes the architecture of the proposed AOC and its optical sub-assembly. Section 3 explains the details of the proposed optical Tx and Rx. Then, Section 4 demonstrates the experimental results of both the chipsets and the developed AOC. Finally, conclusions is followed. 
Architecture of Active Optical Cables
As a transmission medium, optical fibers provide a number of advantages over electrical cables, such as low interconnection loss at high speeds. Therefore, stable data transfer can be guaranteed through optical fibers even at high-quality broadband networks suitable for real-time high-definition multimedia services [8] - [10] .
The AOCs developed in this work offer E/O and O/E conversion at both ends of the cable, thereby improving operation speed, transmission distance, and power efficiency without any additional electrical interfaces [5] . Fig. 2 depicts the architecture of the developed AOC that consists of a multimode POF, a fiber connector with prism and lens, VCSEL/photodiode arrays, and Tx/Rx chipsets.
First, the VCSEL diodes emit light signals to the POF core(of which diameter is 50∼75 μm) through the lens and prism. Then, the low-cost PIN-photodiodes receive the light signals via another prism and lens. Therefore, it is crucial to align all the optical components in correct position. However, since a typical VCSEL diode emits light signals in a vertical direction, it is very difficult to position optical fibers vertically attached to a PC-board. Hence, we have exploited a parallel-positioned optical fiber by utilizing the mixture of lens and 45°-reflective prism, as shown in Fig. 2(a) . This structure can be applied to either VCSEL diodes or PIN-photodiodes.
Yet, it should be noted that some coupling loss may occur depending not only upon the distance between the optical devices and the lens, but also upon the non-ideal reflection of the prism. In this work, it is anticipated that 3-dB coupling loss(i.e., 50% coupling efficiency) occurs at the interface of the VCSEL to prism, whereas 1.0-dB loss occurs at the interface of the PIN-photodiode to prism [11] . Fig. 2(b) shows the configuration of optical devices(VCSEL diodes/PIN-photodiodes) as an array for the realization of parallel optical interconnects, in which the optimal pitch must be carefully selected to prevent extra coupling loss from misalignment. Since the cladding size of POFs can be easily adjusted, we have determined 400-μm pitch and 4.9-mm headway of alignment key in this work, thereby improving the manufacturability for mass-production.
Meanwhile, power budget of the optical links must be investigated prior to the chipset development for stable 10-Gb/s operations. Optical power margin is largely determined by the output emitting power of Tx and the optical sensitivity of Rx. Also, the margin should be greater than the overall optical coupling loss occurred at the various interfaces of the AOCs. Since the low-cost POF demonstrates −60-dB/km loss characteristics and the thermal loss of a VCSEL diode is typically 2.0 dB at 70°C, the total coupling loss is assumed to be less than 7 dB (which includes 3-dB coupling loss of a VCSEL diode and 2-dB thermal loss, 1-dB coupling loss of a photodiode, and up to 1-dB loss of POF). Hence, the optical power margin is set to 10 dB which leads to the feasible assumption of 0-dBm Tx output power and −10-dBm Rx sensitivity. Fig. 3 shows the schematic diagram of the proposed VCSEL driver that comprises a main driver to drive directly an anode-driving VCSEL diode, a pre-driver to provide full signal switching, an equalizer to boost high-frequency signals, and an input buffer for 50-impedance matching.
Chipset Description

Tx: VCSEL Driver
3.1.1 Main Driver: Based upon current steering circuits, the main driver(MDRV) generates a large current swing with two individual current-sources, i.e., the bias currents(I BIAS ) and the modulation currents(I MOD ) [10] . As shown in Fig. 3 , the MDRV supplies the current sum(I BIAS +I MOD ) to the VCSEL diode from a PMOS current-source(M BIAS ), while the tail-current source(M MOD ) extracts the modulation currents(I MOD ). Namely, with 'high' input data when M 5P is turned-on and M 5N is turned off, the MDRV supplies I BIAS +I MOD to the VCSEL diode. With 'low' input data when M 5P is turned-off and M 5N is turned-on, the MDRV supplies only I BIAS to the VCSEL diode.
Meanwhile, it is well known that the driving MOSFETs(M 5P and M 5N ) should be large enough to generate full switching even with the variation of input voltage swings(typ. 200∼800 mV pp in HDMI standards). However, the parasitic capacitance of the large MOSFETs severely limits the required 10-Gb/s switching speed, hence mandating judicious optimization of the size. Also, the bond-wire inductance stemmed from the I/O pads of wide metal-lines distorts and slows down the output waveforms together with the parasitic capacitance of the VCSEL diode. In order to alleviate these issues, we have employed a feedforward pre-emphasis circuit that utilizes a high-pass filter with C FF ( = 3.3 pF). Simulations reveal 4 dB gain and 7 GHz bandwidth, corresponding that the pre-emphasis leads to 19.2% faster rising time in the waveforms of the output signals.
Pre-Driver:
A pre-driver(PDRV) can be inserted before the MDRV to alleviate further the inevitable design tradeoff between switching speeds and driving current-levels, because the PDRV can help to achieve the advance of the driving capability against the large capacitive load with full output swings. For this purpose, we have incorporated the modified Cherry-Hooper amplifier as a PDRV because it can provide wide bandwidth and high voltage gain simultaneously by the fact that the shunt-feedback resistors(R F ) with a differential pair(M 4P and M 4N ) act as transimpedance loads for the transconductance stage(M 3P and M 3N ). Even though the modified Cherry-Hooper amplifier has been preferred in optical Rx due to its large voltage gain(-g m3 R F ) and small output resistance(R F /(1+g m4 R 4 )) at the drain nodes of M 3 and M 4 , this work reveals that it can be effectively applied even for optical Tx as well because the bandwidth is solely dependent upon its load capacitance and the large voltage gain no longer interrupts the bandwidth.
Equalizer:
A continuous-time linear equalizer(EQ) utilizing a source degeneration resistor(R S ) and a capacitor(C S ) is exploited to compensate the high-frequency signal attenuation by gain-boosting with one zero and two poles in the frequency domain, which leads to gain-peaking of 4.2 dB and bandwidth extension.
Input Data Detector:
Having considered the device sustainability of VCSEL diodes and the power consumption of the 4-channel VCSEL driver array, it is not clever to keep I BIAS flowing continuously through the array chip because it will increase the device temperature considerably and hence deteriorate the slope-efficiency and the expectant life-period of VCSEL diodes. Therefore, we present a novel input data detection circuit to avoid the superfluous current consumption of I BIAS by tuning-on and -off each VCSEL diode, depending upon the input signal transitions. Only with the emergence of input data, the detection circuit can detect the differential data transition and generate the average DC voltage( = 3.3 V in this work) through an active low-pass filter(LPF). Then, it turns on the supply voltages of the two current-mirrors(M B and M M ) in the MDRV. It should be noted that the delay to turn-on the supply voltages of the two current-mirrors is carefully designed to be shorter than the signal delay from the input nodes to the MDRV inputs.
Rx: Transimpedance Amplifier
As a photodetector, we have utilized a 4-channel GaAs PIN-photodiode array with 0.6-A/W responsivity because the PIN-photodiodes need a low reverse-bias voltage and show low dark current characteristics. Also, its assembly with a silicon CMOS IC on a tiny PC-board can be facilely implemented due to its low supply voltages. For simulations, a PIN-photodiode is simply modeled as an ideal current source with a parasitic capacitance(C PD ) of the space-charge region [7] .
As the front-end circuit of Rx, a TIA is conventionally exploited to convert the incoming current signals(i PD ) from a PIN-photodiode to single-ended output voltages. Then, a LPF is utilized for single-to-differential conversion because differential signaling shows strong immunity against common-mode noises such as power supply noise and substrate crosstalk. However, the front-end TIAs mandate a number of performance optimization including high transimpedance gain, wide bandwidth, low noise current spectral density, and low power dissipation per channel. These requirements lead to the usage of a novel voltage-mode CMOS feedforward(VCF) TIA in this work, because the VCF-TIA can provide twice higher transimpedance gain and lower noise characteristics than a conventional voltage-mode inverter(INV) TIA even for similar bandwidth and power dissipation [7] . Fig. 4 shows the schematic diagram of the proposed VCF-TIA that consists of (1) the VCF input circuit to convert the input current signals from the PIN-photodiode to single-ended voltages, (2) a LPF for single-to-differential conversion, (3) a two-stage EQ with switches not only to boost highfrequency signals, but also to select the operation speed of either 6 Gb/s or 10 Gb/s, (4) an output buffer(OB) for 50-impedance matching, (5) a DC offset current cancellation(OCC) scheme to avoid the undesired device saturation by removing the DC components of the input current signals, and (6) a PIN-photodiode monitor to check the average received currents from the PIN-photodiode array, hence confirming no-failure of each PIN-photodiode in the array.
VCF Input Circuit:
Conventionally, a voltage-mode INV input configuration has been popular as the front-end TIA of optical Rx due to its low noise characteristics. However, there exists a notorious design tradeoff between transimpedance gain and bandwidth that inherently limits the capability of the INV-TIA to avoid sensitivity degradation with a specified power consumption. In order to overcome these disadvantages, we have utilized the novel VCF input circuit which consists of an inverter input stage(M 1n , M 1p ) with a feedback resistor(R F ) and a cascaded common-source(CS) amplifier(M CS , R D ) with the input signals feedforwarded to the gate of M CS [7] . The gate resistor(R G ) of M CS is inserted to provide damping to the input bond-wire inductance, thus avoiding possible oscillation.
Selectable EQ:
A two-stage EQ is exploited not only to extend the bandwidth of the VCF input stage, but also to select the operation speed to be either 6 Gb/s or 10 Gb/s, depending upon specified HDMI applications. All the switches of the EQ are realized as transmission gates to lower the on-resistance of the switches. Yet, careful optimization of the device sizes is required because the parasitic capacitance of the switches may degrade the bandwidth extension. At each output node of the EQ, the load resistance becomes lower by turning on the switches with enabling signals. With SW1 turned-off and SW2 turned-on, the MIM-capacitor(C EQ ) is connected in series with the diode-connected MOSFETs(M 3n /M 3p and M 5n /M 5p ). Thereby, the load impedance increases and the bandwidth of the VCF-TIA shrinks to 4 GHz (which is optimized for 6-Gb/s operations) with the gain-peaking of 3 dB. On the contrary, with SW1 turned-on and SW2 turned-off, it cuts off C EQ and lowers the load resistance, thus extending the bandwidth to 6 GHz for 10-Gb/s operations with the gain peaking of 3.6 dB.
Offset Current
Cancellation: DC offset current cancellation (OCC) is necessary at the input node of the VCF-TIA to avoid the situations when the TIA outputs become saturated. In this work, a feedback loop is applied from the LPF through a judiciously sized current-mirror to extract the DC offset components from the incoming input signals. When a positive offset current is applied to the VCF input stage, the output voltage of the LPF decreases and then a proportional current flows through PMOS transistors(M DCa , M DCb ), hence enabling to reject the DC offset current from the PIN-photodiode effectively. Simulations reveal the phase margin of greater than 90 o in this OCC loop, ensuring the stability.
PIN-photodiode Monitor Circuit:
Typically, received-signal-strength-indicator (RSSI) is used to monitor the input signal strength via the OCC circuit with an external resistor. However, the precise monitoring of the input signal strength may be deterred by the inevitable offset at the TIA input and the inter-channel variation of transimpedance gain in a 4-channel array. Also, a multi-channel optical Rx array needs the same number of external resistors for RSSI, which complicates the PCB assembly. Therefore, we have proposed a simple PMOS current-mirror connected to the cathodes of four PIN-photodiodes, which generates the average photocurrents via a LPF with only one fixed external load-resistor ( = 1 k ). Then, we can check the stable operations of photodiodes by monitoring its voltage levels (V MON ) and detect the device failure facilely. Fig. 5 shows the chip microphotograph of the proposed 4-channel VCSEL driver array realized in a standard 0.13-μm CMOS, where the chip occupies the total area of 1.7 × 0.8 mm 2 with the channel pitch of 250 μm. The core area of each channel is 350 × 250 μm 2 only. A 4-channel 850-nm VCSEL diode array is wire-bonded to the 4-channel VCSEL driver array upon a FR-4 PCB. Fig. 6(b) shows that there is no overlap area of 0.6-UI optical mask condition with all channels of the proposed Tx array at 10 Gb/s. DC measurements reveal that each channel of Tx consumes 21.25 mA(max), in which the main driver dissipates 11.6 mA. Fig. 7 shows the chip microphotograph of the proposed 4-channel VCF-TIA array realized in a 0.13-μm CMOS technology, where the chip occupies the total area of 1.7 × 1.0 mm 2 with the channel pitch of 250 μm. The core area of each channel is 400 × 150 μm 2 . It is noted that the PIN-photodiode monitoring circuit is located in between Ch. 2 and Ch. 3 for symmetry, and that a 4-channel PIN-photodiode array is wire-bonded to the 4-channel VCF-TIA array chip on a FR-4 PCB.
Experimental Results
Tx Measurements
Rx Measurements
For optical measurements, the pulse-pattern-generator (Agilent ParBERT 81250) drives the developed 4-channel VCSEL driver array with 2 31 −1 PRBS differential input swings of 800 mV PP at different data rates of 5 Gb/s, 6.25 Gb/s, 8 Gb/s, and 10 Gb/s, respectively. Then, via a 10-meter POF, the output eye-diagrams of the proposed 4-channel VCF-TIA array were measured at the oscilloscope(Agilent DSA-X 92004A). Fig. 8(a) clearly demonstrates that the proposed 4-channel Rx chip provides wide and clean eye-diagrams up to 10 Gb/s.
Particularly with the two-stage EQ turned-on, the frequency response of the 4-channel VCF-TIA array shows the measured bandwidth of 6 GHz for 10-Gb/s operations with the transimpedance gain of 56.7 dB . When the EQ is turned-off, the highest achievable data rate is 6.25 Gb/s when the average total jitter(Jitter pk−pk ) is measured to be 34.5 ps.
Meanwhile, the bit-error-rate(BER) of the 4-channel VCF-TIA array is measured by utilizing an error detector(Agilent ParBERT 81250-N4873A), where an optical attenuator is connected to the POF to control the input power levels. Fig. 8(b) depicts the measured BER curve with a 10-meter POF attached, where the sensitivity of −10.4 dBm is obtained for 10 −12 BER at 10-Gb/s data rate. DC measurements reveal that the current consumption of the proposed Rx chip is 21.2 mA per channel, in which the OB dissipates 8.2 mA. 
8-Mpixel, 60-fps Display Measurements
Real environment tests are conducted to demonstrate HDMI display operations, where the proposed optical Tx and Rx array chipsets are connected to a 10-meter POF, as shown in Fig. 9 . Then, a control PC(GTX1060 graphic card) drives the proposed Tx array chip as a source in one end of the POF AOC. The other end of the AOC is connected to the proposed Rx array chip, where an HDMI receptacle-to-receptacle connector is utilized as an adaptor. Then, the Rx output is linked to a 1.0-meter HDMI copper-cable which is connected to a commercial display(LG, 27UD58 monitor). Finally, the display successfully demonstrates 8-Mpixel, 60-fps (4k × 2k 60Hz) video data stream. Table 1 compares the performance of the proposed 4-channel Tx array with prior arts implemented in nano-CMOS technologies, where this work demonstrates the competent modulation currents with moderate RMS jitter characteristics even against the largest VCSEL parasitic capacitance, and also shows comparable current consumption and small chip area. In particular, it is noted that only our Tx chip has measured the optical magnitude amplitude(OMA) together with a 10-meter POF, whereas others have measured the OMA of VCSEL driver chip with no optical fibers attached. Table 2 compares the performance of the proposed 4-channel Rx array with prior arts, where this work shows the smallest chip area except Ref. [16] that included a single-ended TIA input stage only. Other prior arts have utilized either inductive peaking or equalization for the purpose of bandwidth extension, which leads to a larger chip area. Also, our Rx demonstrates comparable energy efficiency with moderate gain-bandwidth characteristics even for the largest photodiode capacitance. In addition, it should be noted that only our Rx chip has measured the optical sensitivity with a 10-meter POF attached.
Conclusions
We have successfully developed a 10-meter POF AOC utilizing 4-channel optical Tx/Rx array chipsets that were implemented in a relatively low-cost 0.13-μm CMOS technology for HDMI applications. In particular, precise passive optical alignment was realized within the tolerance range of +/−10 μm, hence leading to successfully mass-production. Various novel circuit techniques were proposed to guarantee stable HDMI operations up to 10 Gb/s per channel. All the measurements were conducted with 10-meter POF AOCs, hence demonstrating a potential for low-cost low-power solutions.
